

**CLAIMS**

What is claimed is:

1       1. A method of processing an instruction in a processor,  
2            said method comprising:

3                  fetching a sequence of instructions including  
4                    an instruction; and

5                  translating the instruction into separately  
6                    executable prefetch operation and register operations,  
7                    wherein said prefetch operation obtains, in an out-of-  
8                    order fashion, data need to execute said register  
                  operation and said register operation performs an  
                  operation in order.

1                    2/. A processor, comprising:

means for fetching a sequence of instructions including an instruction; and

means for translating the instruction into separately executable prefetch operation and register operations, wherein said prefetch operation obtains, in an out-of-order fashion, data need to execute said register operation and said register operation performs an operation in order.

1 S45  
A2

2. A processor, comprising:
- 3           a plurality of registers;
- 4           instruction processing circuitry that fetches a  
5           load instruction and a preceding instruction that  
6           precedes said load instruction in program order and,  
7           responsive to detecting said load instruction, translates  
8           said load instruction into separately executable prefetch  
and register operations; and
- 9           execution circuitry that performs at least said  
10          prefetch operation out-of-order with respect to said  
11          preceding instruction to prefetch data and subsequently  
12          separately executes said register operation to place said  
13          data into a register among said plurality of registers  
14          specified by said load instruction.

1 *Cmt A2*  
2 4. The processor of Claim 3, wherein said execution  
3 circuitry executes said register operation in-order with  
respect to said preceding instruction.

1 5. The processor of Claim 3, wherein said execution  
2 circuitry executes said register operation out-of-order  
3 with respect to said preceding instruction.

1 6. The processor of Claim 3, wherein said prefetch  
2 operation and said register operation have a same  
3 operation code.

0  
1 7. The processor of Claim 6, wherein said prefetch  
2 operation and said register operation differ only in a  
3 value of a register operation field.

0  
1 8. The processor of Claim 3, wherein said execution  
2 circuitry stores said data prefetched in response to said  
3 prefetch operation in a temporary register.

0  
1 9. The processor of Claim 3, and further comprising a  
2 data hazard detector that, in response to detection of a  
3 hazard for said data, signals said processor to discard  
4 said data and said register operation.

1 Cont  
2 A<sup>2</sup>

10. A method of performing a load operation in a  
processor having a plurality of registers, said method  
comprising:

4 fetching a load instruction and a preceding  
5 instruction that precedes said load instruction in  
6 program order;

7 detecting said load instruction and translating  
8 said load instruction into separately executable prefetch  
9 and register operations;

10 performing at least said prefetch operation  
11 out-of-order with respect to said preceding instruction  
12 to prefetch data; and

13 thereafter, separately executing said register  
14 operation to place said data into a register among said  
15 plurality of registers specified by said load  
16 instruction.

1 *Cont*  
2 *A2*

11. The method of Claim 10, and further comprising executing said register operation in-order with respect to said preceding instruction.
12. The method of Claim 10, and further comprising executing said register operation out-of-order with respect to said preceding instruction.
13. The method of Claim 10, wherein translating said load instruction comprises translating load operation into prefetch and register operation have a same operation code.
14. The method of Claim 13, wherein said prefetch operation and said register operation differ only in a value of a register operation field.
15. The method of Claim 10, wherein performing said prefetch operation comprises storing said data in a temporary register.
16. The method of Claim 10, and further comprising:
  - 1 detecting a data hazard for said data; and
  - 2 in response to detection of said hazard for said data, discarding said data and said register operation.

*Add  
A2*